

UNITED STATES PATENT APPLICATION

FOR

METHOD OF CREATING A PHOTONIC VIA USING DEPOSITION

INVENTORS:
VENKATESAN MURALI

PREPARED BY:

CHARLES K. YOUNG
INTEL CORPORATION
2200 MISSION COLLEGE BLVD.
SANTA CLARA, CA 95052-8119

(408) 765-8080

Attorney's Docket No. 42390.P10305

"Express Mail" mailing label number EL6 72750950 US

Date of Deposit December 19, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service
"Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and
is addressed to the Assistant Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Janece Shannon
(Typed or printed name of person mailing paper or fee)

Janece Shannon
(Signature of person mailing paper or fee)

DOCKET 42390.P10305

METHOD OF CREATING A PHOTONIC VIA USING DEPOSITION

BACKGROUND OF THE INVENTION

5 1. Field of the Invention

The described invention relates to the field of optic integrated circuits. In particular, the invention relates to a method of forming a photonic via through a substrate.

10 2. Description of Related Art

Electronic components are placed on a shared substrate in multi-chip modules ("MCM"). By packing a number of semiconductor devices in close proximity to each other, this eliminates the need for individual packages for each of the devices. Electrical performance is improved, and board space and cost are
15 reduced.

In a conventional MCM, the devices are connected to a substrate and the electrical connection among the devices is accomplished within the substrate, which may also be an integral part of the MCM package. One of the technologies used to connect the devices to the substrate is called flip chip or control collapse chip
20 connection ("C4"). With this technology, solder bumps are reflowed to make connection to the terminal pads on the substrate.

Photonic components, such as, but not limited to, array waveguides, amplifiers, couplers, splitters, and other devices for carrying light-based ("photonic") signals are manufactured using a different process than that for semiconductors.

Thus, electronic components and photonic components are manufactured on separate substrates using different processes and then interfaced together.

Variable	Mean	Standard Deviation	Minimum	Maximum
Age	34.5	10.2	21	55
Gender	0.5	0.5	0	1
Marital Status	0.6	0.5	0	1
Education	12.5	1.5	10	16
Income	35000	15000	10000	70000
Health	0.8	0.2	0	1
Smoking	0.3	0.5	0	1
Alcohol	0.2	0.4	0	1
Exercise	0.4	0.5	0	1
Stress	0.6	0.5	0	1
Depression	0.3	0.5	0	1
Loneliness	0.4	0.5	0	1
Life Satisfaction	0.7	0.3	0	1
Quality of Life	0.8	0.2	0	1
Overall Health	0.9	0.1	0	1

1990-1991
1991-1992
1992-1993
1993-1994
1994-1995
1995-1996
1996-1997
1997-1998
1998-1999
1999-2000
2000-2001
2001-2002
2002-2003
2003-2004
2004-2005
2005-2006
2006-2007
2007-2008
2008-2009
2009-2010
2010-2011
2011-2012
2012-2013
2013-2014
2014-2015
2015-2016
2016-2017
2017-2018
2018-2019
2019-2020
2020-2021
2021-2022
2022-2023
2023-2024
2024-2025
2025-2026
2026-2027
2027-2028
2028-2029
2029-2030
2030-2031
2031-2032
2032-2033
2033-2034
2034-2035
2035-2036
2036-2037
2037-2038
2038-2039
2039-2040
2040-2041
2041-2042
2042-2043
2043-2044
2044-2045
2045-2046
2046-2047
2047-2048
2048-2049
2049-2050
2050-2051
2051-2052
2052-2053
2053-2054
2054-2055
2055-2056
2056-2057
2057-2058
2058-2059
2059-2060
2060-2061
2061-2062
2062-2063
2063-2064
2064-2065
2065-2066
2066-2067
2067-2068
2068-2069
2069-2070
2070-2071
2071-2072
2072-2073
2073-2074
2074-2075
2075-2076
2076-2077
2077-2078
2078-2079
2079-2080
2080-2081
2081-2082
2082-2083
2083-2084
2084-2085
2085-2086
2086-2087
2087-2088
2088-2089
2089-2090
2090-2091
2091-2092
2092-2093
2093-2094
2094-2095
2095-2096
2096-2097
2097-2098
2098-2099
2099-2100
2100-2101
2101-2102
2102-2103
2103-2104
2104-2105
2105-2106
2106-2107
2107-2108
2108-2109
2109-2110
2110-2111
2111-2112
2112-2113
2113-2114
2114-2115
2115-2116
2116-2117
2117-2118
2118-2119
2119-2120
2120-2121
2121-2122
2122-2123
2123-2124
2124-2125
2125-2126
2126-2127
2127-2128
2128-2129
2129-2130
2130-2131
2131-2132
2132-2133
2133-2134
2134-2135
2135-2136
2136-2137
2137-2138
2138-2139
2139-2140
2140-2141
2141-2142
2142-2143
2143-2144
2144-2145
2145-2146
2146-2147
2147-2148
2148-2149
2149-2150
2150-2151
2151-2152
2152-2153
2153-2154
2154-2155
2155-2156
2156-2157
2157-2158
2158-2159
2159-2160
2160-2161
2161-2162
2162-2163
2163-2164
2164-2165
2165-2166
2166-2167
2167-2168
2168-2169
2169-2170
2170-2171
2171-2172
2172-2173
2173-2174
2174-2175
2175-2176
2176-2177
2177-2178
2178-2179
2179-2180
2180-2181
2181-2182
2182-2183
2183-2184
2184-2185
2185-2186
2186-2187
2187-2188
2188-2189
2189-2190
2190-2191
2191-2192
2192-2193
2193-2194
2194-2195
2195-2196
2196-2197
2197-2198
2198-2199
2199-2200
2200-2201
2201-2202
2202-2203
2203-2204
2204-2205
2205-2206
2206-2207
2207-2208
2208-2209
2209-2210
2210-2211
2211-2212
2212-2213
2213-2214
2214-2215
2215-2216
2216-2217
2217-2218
2218-2219
2219-2220
2220-2221
2221-2222
2222-2223
2223-2224
2224-2225
2225-2226
2226-2227
2227-2228
2228-2229
2229-2230
2230-2231
2231-2232
2232-2233
2233-2234
2234-2235
2235-2236
2236-2237
2237-2238
2238-2239
2239-2240
2240-2241
2241-2242
2242-2243
2243-2244
2244-2245
2245-2246
2246-2247
2247-2248
2248-2249
2249-2250
2250-2251
2251-2252
2252-2253
2253-2254
2254-2255
2255-2256
2256-2257
2257-2258
2258-2259
2259-2260
2260-2261
2261-2262
2262-2263
2263-2264
2264-2265
2265-2266
2266-2267
2267-2268
2268-2269
2269-2270
2270-2271
2271-2272
2272-2273
2273-2274
2274-2275
2275-2276
2276-2277
2277-2278
2278-2279
2279-2280
2280-2281
2281-2282
2282-2283
2283-2284
2284-2285
2285-2286
2286-2287
2287-2288
2288-2289
2289-2290
2290-2291
2291-2292
2292-2293
2293-2294
2294-2295
2295-2296
2296-2297
2297-2298
2298-2299
2299-2300
2300-2301
2301-2302
2302-2303
2303-2304
2304-2305
2305-2306
2306-2307
2307-2308
2308-2309
2309-2310
2310-2311
2311-2312
2312-2313
2313-2314
2314-2315
2315-2316
2316-2317
2317-2318
2318-2319
2319-2320
2320-2321
2321-2322
2322-2323
2323-2324
2324-2325
2325-2326
2326-2327
2327-2328
2328-2329
2329-2330
2330-2331
2331-2332
2332-2333
2333-2334
2334-2335
2335-2336
2336-2337
2337-2338
2338-2339
2339-2340
2340-2341
2341-2342
2342-2343
2343-2344
2344-2345
2345-2346
2346-2347
2347-2348
2348-2349
2349-2350
2350-2351
2351-2352
2352-2353
2353-2354
2354-2355
2355-2356
2356-2357
2357-2358
2358-2359
2359-2360
2360-2361
2361-2362
23

5 Figure 2 is a flowchart illustrating the process for making a substrate with
both electronic and photonic components.

Figure 4 shows a method of making a photonic via comprising a fiber optic.

10 Figure 5 shows a cross section of a fiber optic inserted into the substrate as described with respect to Figure 4.

Figure 4 shows a method of making a photonic via comprising a fiber optic.

Figure 5 shows a cross section of a fiber optic inserted into the substrate as described with respect to Figure 4.

Figures 6A-6D show, in cross-section, an embodiment for making a photonic via using deposition.

Figures 7A-7C show, in cross-section, a first embodiment for making a
15 waveguide having an angled surface for redirecting a photonic signal.

Figures 8A-8E show, in cross-section, a second embodiment for making a waveguide having an angled surface for redirecting a photonic signal.

[illegible]

10 In one embodiment, a light source such as an edge emitting laser (EEL) 20 is used to produce a photonic signal. The EEL may be coupled via a fiber optic 22 (also called an "optical fiber") around the substrate 10 to a waveguide 24 or other photonic component on the other side of the substrate 10.

Processing of the photonic components may include creating a waveguide, which is described in more detail with respect to Figures 7A-7C and 8A-8E. After the photonic components are processed, the electronic interconnections are made on

the substrate (box 104). Electronic components are attached to the substrate through solder and flip chip (C4) solder bumps.

Figure 3 shows a light source such as a vertical cavity surface emitting laser (VCSEL) 50 mounted to a substrate 10 and employed to provide a photonic signal 60. The VCSEL 50 produces a vertical cone of light. In one embodiment, the VCSEL is mounted on one side of the substrate using the flip chip (or C4) technology employing solder bumps. The VCSEL 50 is lithographically aligned on the substrate to provide a photonic signal 60 through the substrate to a photonic component such as a waveguide 64 on the other side of the substrate.

In one embodiment, an angled surface 68 is used to re-direct the photonic signal 60 from the VCSEL 50 through the waveguide 64 by reflecting the photonic signal approximately 90 degrees. In this embodiment, the angled surface makes an approximate 45 degree angle with the surface of the substrate and is part of the waveguide itself. A method for making the angled surface in the waveguide is described with respect to Figures 7A-7C and 8A-8E.

A "photonic via" is employed to couple the light source with the photonic component on the other side of the substrate. In one embodiment, reactive ion etching ("RIE") is used to make a hole in the substrate. RIE allows for anisotropic vertical etching. In the simplest embodiment, an air-filled photonic via couples the light source with the photonic component. However, photonic vias can also be made out of standard optical materials including, but not limited to, glass, oxides, and polymers.

Figure 4 shows a method of making a photonic via comprising a fiber optic. In one embodiment, a hole is made in a substrate using an etch or other method (box 202), then the substrate is heated (box 204). The hole expands due to the temperature, and a fiber optic is then inserted into the hole (box 206). When the substrate cools back to room temperature and the hole shrinks, the fiber optic is held firmly in place. In one embodiment, the substrate is heated to approximately 150-200 degrees C, but the temperature depends on the coefficient of thermal expansion of the substrate and also depends on how well the fiber optic is held in place after the substrate cools down.

Figure 5 shows a cross section of a fiber optic 220 inserted into the substrate 222 as described with respect to Figure 4. After the fiber optic 220 is inserted into the substrate, the end of the fiber optic 220 may be polished to provide a better optical coupling. A lens 250 can be added as will be described later.

Figures 6A-6D show, in cross-section, an embodiment for making a photonic via using deposition. In Figure 6A, a hole or trench 232 is made in the substrate 230. RIE may be used to make the hole, as previously described. A cladding 236 is then deposited as shown in Figure 6B. In one embodiment, the cladding material is an oxide that is evenly deposited over the entire substrate to a predetermined thickness using chemical vapor deposition (CVD). An optical core material 240 having a higher index of refraction than the cladding material is then deposited and fills the rest of the hole, as shown in Figure 6C. In one embodiment, the optical core material is a polymer, but oxides may be employed also. A polishing step can be applied to provide a better optical coupling for the photonic via. Polishing may also

be used to eliminate the cladding from the surfaces of the substrate as shown in Figure 6D.

Additionally, the technique of Figures 6A-6D may be employed to not only couple components on opposite sides of a substrate but to couple photonic components, one or both of which may be internal to the substrate.

A further enhancement to the fiber optic photonic via and the deposition photonic via of Figures 4, 5 and 6A-6C is to form a lens to better direct light into the photonic via. One method of forming a lens is to apply polymer to the end of the photonic via. As the polymer is cured, a lens 250 is formed, as shown in Figures 5 and 6D. By modifying the amount of material used in the lens and the cure time, different shapes may be produced.

In one embodiment, a light source such as a VCSEL having a wavelength of approximately 1550 nm is used to provide a photonic signal through a silicon substrate. Silicon is transparent to light having a wavelength of approximately 1550 nm, so no physical via is needed. The "photonic via" in this case is directly through the solid silicon substrate.

Figures 7A-7C show, in cross-section, a first embodiment for making a waveguide having an angled surface for redirecting a photonic signal. Figure 7A shows a photonic via 302 in a substrate 300. The photonic via may be made by one of the methods previously described.

Figure 7B shows a layer of cladding 310 that is deposited on the substrate 300. In one embodiment, the cladding is SiO_2 that is thermally grown on the substrate 300 and then etched to be lithographically aligned to the edge of the

photonic via 302. Alternatively, the cladding 310 could be formed by other methods of deposition and etching.

Figure 7C shows a layer of optical core material 330 deposited over the cladding 310 and the substrate 300. In one embodiment, the optical core material 330 is deposited by high density plasma (HDP) deposition. Due to the different heights of the substrate 300 and the cladding 310, the optical core material 330 forms an angled surface 320 that makes an approximate 45 degree angle with the substrate surface. In one embodiment the optical core material 330 is glass, but it could alternatively be a polymer or other material. The optical core material 330 also forms a waveguide by trapping light that enters the section between the cladding 310 and the outside air 340. In one embodiment, the optical core material of the angled surface and waveguide is either of the same material as that of the photonic via or has a similar index of refraction.

Figures 8A-8E show, in cross-section, a second embodiment for making a waveguide having an angled surface for redirecting a photonic signal. Figure 8A shows a substrate 400 with a cladding 410 deposited on it. A photonic via 402 goes through the substrate 400 and the cladding 410. Figure 8B shows a layer of optical core material 412 deposited onto the cladding 410 and photonic via 402. A mask 414 is then deposited on top of the optical core material 412, as shown in Figure 8C. In one embodiment the mask comprises silicon nitride, but other materials may also be used.

Figure 8D shows the waveguide after an etch is applied which causes the optical core material to form an angled surface 420. In one embodiment, a wet

isotropic etch is employed; however, an isotropic dry etch may alternatively be employed. The mask can then be stripped off using another etch, as shown in Figure 8E. Because of the dual masks 414, two waveguides each with its own angled surface is achieved. Of course making a single waveguide and a single angled surface is also easily achieved by modifying the mask layer.

The angled surfaces of Figures 7A-7C and 8A-8E are able to redirect photonic signals from the photonic via into the waveguide, as was described with respect to Figure 3. By lithographically aligning a light source with the waveguide, much time is saved and efficiency is improved from manual alignment.

Thus, a method of creating a photonic via using deposition is disclosed. However, the specific embodiments and methods described herein are merely illustrative. Numerous modifications in form and detail may be made without departing from the scope of the invention as claimed below. The invention is limited only by the scope of the appended claims.